Please turn off compatibility mode to ensure this site displays properly. For instructions to complete this action, please click
Technical Product Support
Design-In Tools Store
Tools & Services
Platform Software and Tools
HSPICE* Signal Integrity Model and User Guide for DDR3/DDR3L
Signal integrity simulation models and support documentation for the Processor DDR3 interface for the platform. This documentation describes the DDR3 Memory Interface Synopsys HSPICE* model files for the Processor on the Platform including the Model User’s Guide. A listing of the files is provided, including the file names and details of each of the file contents. Also included in this document are example system deck descriptions, guidance on running the simulations and recommendations for analyzing the results.
(Your shopping cart is empty)